

FIG. 1




FIG. 4









FIG. 2



PRIOR ART  
**FIG. 3**



**FIG. 5**



Signal	Description
<b>Clock and Reset Interface</b>	
HVS_Reset	Hardware Vertical Scaler reset
HVS_Clk	Hardware Vertical Scaler main clock
<b>Memory Interface</b>	
78 Fetch_Ready	Source input image data is available (from Memory Controller)
78 Fetch_Data[31:0]	Source input image data (from Memory Controller)
<b>Register and Command Interface</b>	
60 Start_Y_Cmnd	Command to start the processing of the Y plane of pixels
66 Y_Addr[31:3]	Upper 29 bits of the source Y image byte address
68 Y_Pitch[14:3]	Amount to add to the address to locate the next line's Y pixels
70 Y_Length[10:0]	Number of lines in the source input Y image plane
72 Y_Width[11:0]	Number of Y pixels (x4) in one line of the source image
62 Start_U_Cmnd	Command to start the processing of the U plane of pixels
66 U_Addr[31:3]	Upper 29 bits of the source U image byte address
68 U_Pitch[14:3]	Amount to add to the address to locate the next line's U pixels
70 U_Length[10:0]	Number of lines in the source input U image plane
72 U_Width[11:0]	Number of U pixels (x4) in one line of the source image
64 Start_V_Cmnd	Command to start the processing of the V plane of pixels
66 V_Addr[31:3]	Upper 29 bits of the source V image byte address
68 V_Pitch[14:3]	Amount to add to the address to locate the next line's V pixels
70 V_Length[10:0]	Number of lines in the source input V image plane
72 V_Width[11:0]	Number of V pixels (x4) in one line of the source image
<b>Filter Interface</b>	
Filter_Ready	Filter block is ready to accept pixels from the IPFB

IPFB Input Table

FIG. 9

Output Table	
Signal	Description
<b>Memory Interface</b>	
78 Fetch_Req	Request to the memory interface for the source image
78 Fetch_Addr[31:3]	Upper 29 bits of the source image current byte address
<b>Register and Command Interface</b>	
74 Y_Done	The IPFB has sent the last pixel segment of the Y image to the PFB
74 U_Done	The IPFB has sent the last pixel segment of the U image to the PFB
74 V_Done	The IPFB has sent the last pixel segment of the V image to the PFB
<b>Filter Interface</b>	
76 Column_Done	The last pixel of the current column is being sent to the Filter Block
Filter_Req	Request to send the next set of pixels to the Filter Block
Filter_Data[31:0]	The pixel data to the Filter Block

FIG. 10




FIG. 11

Input Table

Signal	Description
<b>Clock and Reset Interface</b>	
HVS_Reset	Hardware Vertical Scaler reset
HVS_Clk	Hardware Vertical Scaler main clock
<b>Input Pixel Formatting Block (IPFB) Interface</b>	
80 Y_Done	The IPFB has sent the last pixel segment of the Y image to the PFB
82 U_Done	The IPFB has sent the last pixel segment of the U image to the PFB
84 V_Done	The IPFB has sent the last pixel segment of the V image to the PFB
Column_Done	The last pixel of the current column is being sent to the Filter Block
Filter_Req	Request to input the next set of pixels to the Filter Block
Filter_Data[31:0]	The pixel data to the Filter Block
<b>Output Pixel Formatting Block (OPFB) Interface</b>	
Scaled_Ready	OPFB is ready to accept pixels from the PFB
<b>Register and Command Interface</b>	
CRAM_Write	Write command to the CRAM port
CRAM_Addr[5:0]	CRAM Address for programming coefficients
CRAM_Data[6:0]	Seven bit CRAM coefficient data
DDA_Write	Write command to the DDA port
DDA_Addr[3:0]	DDA Function Address for programming DDA behavior
DDA_Data[31:0]	DDA data

FIG. 12

Output Table

Signal	Description
<b>Input Pixel Formatting Block (IPFB) Interface</b>	
Filter_Ready	Filter block is ready to accept pixels from the IPFB
<b>Output Pixel Formatting Block (OPFB) Interface</b>	
Scaled_Req	Request to transfer data from PFB to OPFB
Scaled_Data[31:0]	Scaled output image data from Pixel Filter Block

FIG. 13



### Pixel Filtering Block (PFB)




FIG. 14




FIG. 15

Input Table	
Signal	Description
<b>Clock and Reset Interface</b>	
HVS_Reset	Hardware Vertical Scaler reset
HVS_Clk	Hardware Vertical Scaler main clock
<b>Memory Interface</b>	
116 Store_Ready	Memory Controller can accept output image data
<b>Register and Command Interface</b>	
106 Y_Addr[31:3]	Upper 29 bits of the scaled Y image destination byte address
108 Y_Pitch[14:3]	Amount to add to the address to locate the next line's Y pixels
110 Y_Length[10:0]	Number of lines in the scaled output Y image plane
112 Y_Width[11:0]	Number of Y pixels (x4) in one line of the scaled image
106 U_Addr[31:3]	Upper 29 bits of the scaled U image destination byte address
108 U_Pitch[14:3]	Amount to add to the address to locate the next line's U pixels
110 U_Length[10:0]	Number of lines in the scaled input U image plane
112 U_Width[11:0]	Number of U pixels (x4) in one line of the scaled image
106 V_Addr[31:3]	Upper 29 bits of the scaled V image destination byte address
108 V_Pitch[14:3]	Amount to add to the address to locate the next line's V pixels
110 V_Length[10:0]	Number of lines in the scaled input V image plane
112 V_Width[11:0]	Number of V pixels (x4) in one line of the scaled image
<b>Filter Interface</b>	
100 Store_Y	The Pixel Filter Block is processing the Y plane of pixels
102 Store_U	The Pixel Filter Block is processing the U plane of pixels
104 Store_V	The Pixel Filter Block is processing the V plane of pixels
114 Scaled_Data[31:0]	Scaled output image data from Pixel Filter Block
114 Scaled_Req	Request to transfer data from PFB to OPFB

FIG. 16

Output Table	
Signal	Description
<b>Memory Interface</b>	
116 Store_Req	Request to the memory interface for the output image data
116 Store_Data[31:0]	Scaled output image data
116 Store_Addr[31:3]	Upper 29 bits of the scaled image current byte address
<b>Filter Interface</b>	
114 Scaled_Ready	OPFB is ready to accept pixels from the PFB

FIG. 17




FIG. 18




FIG. 19